JPH0262057B2 - - Google Patents
Info
- Publication number
- JPH0262057B2 JPH0262057B2 JP60255091A JP25509185A JPH0262057B2 JP H0262057 B2 JPH0262057 B2 JP H0262057B2 JP 60255091 A JP60255091 A JP 60255091A JP 25509185 A JP25509185 A JP 25509185A JP H0262057 B2 JPH0262057 B2 JP H0262057B2
- Authority
- JP
- Japan
- Prior art keywords
- gate
- branch
- decoder
- flip
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Logic Circuits (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25509185A JPS62116018A (ja) | 1985-11-15 | 1985-11-15 | 多入力ジヨセフソン・デコ−ダ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25509185A JPS62116018A (ja) | 1985-11-15 | 1985-11-15 | 多入力ジヨセフソン・デコ−ダ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62116018A JPS62116018A (ja) | 1987-05-27 |
JPH0262057B2 true JPH0262057B2 (en]) | 1990-12-21 |
Family
ID=17273997
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP25509185A Granted JPS62116018A (ja) | 1985-11-15 | 1985-11-15 | 多入力ジヨセフソン・デコ−ダ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62116018A (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5341060A (en) * | 1976-09-27 | 1978-04-14 | Hitachi Plant Eng & Constr Co Ltd | Process for treating waste water |
-
1985
- 1985-11-15 JP JP25509185A patent/JPS62116018A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS62116018A (ja) | 1987-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4749886A (en) | Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate | |
JPS595349A (ja) | 加算器 | |
US5043934A (en) | Lookahead adder with universal logic gates | |
JPH035095B2 (en]) | ||
JPS60205631A (ja) | 全加算回路 | |
JPH0225537B2 (en]) | ||
US4704701A (en) | Conditional carry adder for a multibit digital computer | |
JPH0262057B2 (en]) | ||
JPH0247135B2 (en]) | ||
JPH026683Y2 (en]) | ||
JP3214086B2 (ja) | 桁上げ先見回路 | |
JPS60253315A (ja) | 可変遅延回路 | |
JPS62166424A (ja) | ワレスのトリ−回路 | |
JPS6152493B2 (en]) | ||
JPH0561645A (ja) | 2進加算器 | |
JPH04227534A (ja) | アレイ乗算器 | |
JP3199196B2 (ja) | 5入力加算器 | |
JPS5846437A (ja) | 超伝導論理回路 | |
JPH03244214A (ja) | 多数決論理回路 | |
JPS63246920A (ja) | ジヨゼフソン・デ−タ・セレクタ用単位セル | |
JPH0563554A (ja) | 超伝導集積回路 | |
JPH03250218A (ja) | 桁上選択加算回路 | |
JPH0378008B2 (en]) | ||
JPH0235817A (ja) | バス回路 | |
JPS60239126A (ja) | ジヨセフソン・デコ−ダ回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |